# (19) World Intellectual Property Organization International Bureau





#### (43) International Publication Date 4 July 2002 (04.07.2002)

#### **PCT**

# (10) International Publication Number WO 02/052642 A2

- (51) International Patent Classification<sup>7</sup>:
- H01L 21/768
- (21) International Application Number: PCT/US01/50233
- (22) International Filing Date:

20 December 2001 (20.12.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

09/748,692

26 December 2000 (26.12.2000) U

- (71) Applicant: HONEYWELL INTERNATIONAL INC. [US/US]; 101 Columbia Avenue, P.O. Box 2245, Morristown, NJ 07960 (US).
- (72) Inventors: DANIELS, Brian, J.; Rt. 1 Box 17, La Honda, CA 94020 (US). KENNEDY, Joseph, T.; 717 N. Fourth Street, San Jose, CA 95112 (US). DUNNE, Jude, A.; 1047 Marcussen Drive, Menlo Park, CA 94025 (US).
- (74) Agents: CRISS, Roger, H. et al.; Honeywell International Inc., 101 Columbia Avenue, P.O. Box 2245, Morristown, NJ 07960 (US).

- (81) Designated States (national): AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### Published:

 without international search report and to be republished upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

052642 A

#### (54) Title: METHOD FOR ELIMINATING REACTION BETWEEN PHOTORESIST AND OSG

(57) Abstract: A method of forming a microelectronic device while preventing photoresist poisoning. Various layers of conductive metals and dielectric materials are deposited onto a substrate in selective sequence to form an integrated circuit. Vias and trenches are formed throughout the structure by exposing and patterning a photoresist material. The dielectric materials of the insulating layers are protected from the photoresist to prevent chemical reactions which lead to photoresist poisoning. This is done by forming a modified surface layer on the dielectric material by either depositing an additional layer that covers the dielectric material, or by modifying the exposed surface of the dielectric material to a plasma or chemical treatment.

# METHOD FOR ELIMINATING REACTION BETWEEN PHOTORESIST AND OSG

# **BACKGROUND OF THE INVENTION**

#### FIELD OF THE INVENTION

5

20

The present invention relates to the formation of structures in microelectronic devices such as integrated circuit devices. More particularly, the invention relates to the prevention of photoresist poisoning during the formation of microelectronic devices.

# 15 <u>DESCRIPTION OF THE RELATED ART</u>

In the fabrication of microelectronic devices, it is known in the art to deposit various metal layers and insulation layers onto a substrate in selective sequence to form an integrated circuit (IC). As used herein, the term "microelectronic device" includes integrated circuits, intermetal dielectrics, and the like. Typically, a first level metal layer is deposited on a substrate, and is separated from a second level metal layer by one or more insulation layers. Subsequent metal layers may, in turn, be separated by one or more further insulation layers.

Insulation layers, which typically include dielectric materials such as silicon dioxide, silicon oxynitride, fluorinated silicate glass (FSG), spin-on glass (SOG) and the like, serve as electrical insulation between intermetal dielectric layers. These insulation layers are typically deposited by conventional techniques such as chemical vapor deposition (CVD) and the like, and serve as

protective layers or gap fillers to achieve planarization of the substrate. The metal layers typically comprise conductive metals such as aluminum, copper, titanium, tantalum, tungsten and the like.

During the formation of these microelectronic devices, it is necessary to remove portions of the dielectric using standard photolithography and etching techniques. Trenches, vias, and the like are formed within the dielectric and are filled with conductive metals to form electrical connections with metal contacts in the integrated circuit. Upon such processing, the dielectric can come in contact with other materials, including but not limited to photoresist and antireflective coatings (ARC's).

15

20

25

One problem that arises from this contact between materials is that a reaction between the photoresist and certain dielectrics may occur. This is particularly important for a class of dielectric materials referred to as organosilicate glasses (OSGs), which includes trade name materials such as HOSP<sup>TM</sup>, Black Diamond<sup>TM</sup> and Coral<sup>TM</sup>. These materials can be either porous or non-porous. These materials are extremely attractive in the industry as their dielectric constant is much lower than that of silicon dioxide. The reaction that occurs between the OSG and the photoresist/ARC creates a reaction product in vias which is difficult to remove by etching, ashing, and/or chemical stripping. As a result, the subsequent patterning of the interconnect structure is no longer defined by the photoresist and photoresist rework may become difficult or impossible. This phenomenon is known as "photoresist poisoning", "resist poisoning", "nailheading", and/or "mushrooming". Upon development, photoresist poisoning causes the exposed pattern areas of the photoresist layer to have a photoresist profile or structure with non-uniform side walls. Where

a positive photoresist is used, photoresist poisoning often leads to the formation of a photoresist footing, or a widening of the photoresist line just above the substrate. Where a negative photoresist is used, photoresist pinching may result, which is a formation of non-uniform side walls of the photoresist profile on the underlying substrate after photolithographic exposure and development. After etching, such photoresist footing or photoresist pinching problem will lead to an imperfect transfer of the photoresist pattern to the underlying layer or layers. For some preferred methods of interconnect fabrication, in particular the dual Damascene process, this OSG/photoresist reaction can make interconnection formation difficult or impossible.

5

10

20

It would be desirable to devise a method of forming integrated circuits which avoids poisoning of the photoresist layer during resist formation. The subject of this invention is that the deposition or creation of an intermediate layer between the dielectric material and the photoresist inhibits the reaction which causes photoresist poisoning.

According to the present invention, the dielectric materials of the insulating layers are protected from the photoresist material to prevent chemical reactions which lead to photoresist poisoning. This is done by forming a modified surface layer on the dielectric material by either depositing an additional layer that covers the dielectric material, or by modifying the exposed surface of the dielectric material to a plasma or chemical treatment.

## SUMMARY OF THE INVENTION

The present invention provides a process for producing a microelectronic device which comprises:

- (a) forming a first dielectric layer on a substrate;
- (b) forming an optional etch stop layer on the first dielectric layer;
- (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
- (d) depositing a layer of a photoresist on a top surface of the second dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one via for the first dielectric layer;
  - (e) removing the portions of each layer which are under the removed portions of the photoresist thus forming at least one via down through the first
- dielectric layer, and removing the balance of the photoresist layer;
  - (f) depositing a protective material on the top surface of the second dielectric layer and on inside walls and a floor of the via;
  - (g) depositing an additional layer of a photoresist on the protective material and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric layer;
  - (h) removing the portions of each layer which are under the removed portion of the additional photoresist layer thus forming at least one trench down through the second dielectric layer;
- (i) removing the balance of the additional photoresist layer and the balance ofthe protective material;
  - (j) lining a barrier metal on inside walls and a floor of the trench, and on inside walls and a floor of the via; and
  - (k) filling the trench and via with a fill metal in contact with the barrier metal lining.

20

5

The present invention also provides a process for producing a microelectronic device which comprises:

- (a) forming a first dielectric layer on a substrate;
- (b) forming an optional etch stop layer on the first dielectric layer;
- 5 (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
  - (d) depositing a layer of a photoresist on a top surface of the second dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one via for the second dielectric layer;
- (e) removing the portions of the second dielectric layer and the optional etch stop layer which are under the removed portions of the photoresist thus forming at least one via down through the second dielectric layer and the optional etch stop layer, and removing the balance of the photoresist layer;
  - (f) depositing a protective material on a top surface of the second dielectric
- 15 layer and on inside walls and a floor of the via;
  - (g) depositing an additional layer of a photoresist on the protective material and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric layer;
- (h) removing the portions of the protective material and the second dielectric layer which are under the removed portion of the additional photoresist layer thus forming at least one trench down through the second dielectric layer, and removing the portions of the first dielectric layer which are under the via which was in the second dielectric layer thus forming a via down through the first dielectric layer;
- 25 (i) removing the balance of the additional photoresist layer and the balance of the protective material;
  - (j) lining a barrier metal on inside walls and a floor of the trench, and on inside walls and a floor of the via; and

(k) filling the trench and via with a fill metal in contact with the barrier metal lining.

The present invention further provides a process for producing a microelectronic device which comprises:

(a) forming a first dielectric layer on a substrate;

.. - ------

5

- (b) forming an optional etch stop layer on the first dielectric layer;
- (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
- (d) depositing a layer of a photoresist on a top surface of the second dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric layer;
  - (e) removing the portions of the second dielectric layer which are under the removed portions of the photoresist thus forming at least one trench down
- through the second dielectric layer, and removing the balance of the photoresist layer;
  - (f) depositing a protective material on a top surface of the second dielectric layer and on inside walls and a floor of the trench;
- (g) depositing an additional layer of a photoresist on the protective material
   and imagewise removing a portion of the photoresist corresponding to at least one via for the first dielectric layer;
  - (h) removing the portions of each layer which are under the removed portion of the additional photoresist layer thus forming at least one via down through the protective material, the optional etch stop layer, and the first dielectric
- 25 layer;
  - (i) removing the balance of the additional photoresist layer and the balance of the protective material;
  - (j) lining a barrier metal on inside walls and a floor of the trench, and on inside walls and a floor of the via; and

(k) filling the trench and via with a fill metal in contact with the barrier metal lining.

The present invention still further provides a process for producing a microelectronic device which comprises:

- (a) forming a first dielectric layer on a substrate;
- (b) forming an optional etch stop layer on the first dielectric layer;
- (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
- (d) depositing a layer of a photoresist on a top surface of the second dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one via for the first dielectric layer;
  - (e) removing the portions of each layer which are under the removed portions of the photoresist thus forming at least one via through the second dielectric
- 15 layer, the optional etch stop layer, and first dielectric layer, and removing the balance of the photoresist layer;
  - (f) modifying the top surface of the second dielectric layer, and a surface of inside walls of the via through the second dielectric layer, optional etch stop layer, and first dielectric layer thus forming a protective material thereon;
- 20 (g) depositing an additional layer of a photoresist on the protective material on the top surface of the second dielectric layer and on the protective material on the walls and a floor of the via through the second dielectric layer, optional etch stop layer, and first dielectric layer, and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric
- 25 layer;

5

(h) removing the portions of the protective material on the top surface of the second dielectric layer, the second dielectric layer, and the walls of the via within the second dielectric layer, which are under the removed portion of the additional photoresist layer thus forming at least one trench down through the

second dielectric layer, and removing the balance of the additional photoresist layer;

- (i) lining a barrier metal on inside walls and a floor of the trench, and on inside walls and a floor of the via; and
- 5 (j) filling the trench and via with a fill metal in contact with the barrier metal lining.

The present invention still further provides a process for producing a microelectronic device which comprises:

10 (a) forming a first dielectric layer on a substrate;

20

- (b) forming an optional etch stop layer on the first dielectric layer;
- (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
- (d) depositing a layer of a photoresist on a top surface of the second dielectric
- layer and imagewise removing a portion of the photoresist corresponding to at
  - least one via for the second dielectric layer and the optional etch stop layer;
  - (e) removing the portions of the second dielectric layer and the optional etch
  - stop layer which are under the removed portions of the photoresist thus
  - forming at least one via down through the second dielectric layer and the

+ 7

- optional etch stop layer, and removing the balance of the photoresist layer;
- (f) modifying a top surface of the second dielectric layer, and a surface of
- inside walls of and a floor of the via through the second dielectric layer and
- optional etch stop layer thus forming a protective material thereon;
- (g) depositing an additional layer of a photoresist on the protective material on
- 25 the top surface of the second dielectric layer and on the protective material on
  - the walls and floor of the via through the second dielectric layer and the
  - optional etch stop layer, and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric layer;

(h) removing the portions of the protective material on the top surface of the second dielectric layer, the second dielectric layer, and the protective material on the walls of the via within the second dielectric layer which are under the

\_\_\_\_\_

- removed portion of the additional photoresist layer thus forming at least one

  trench down through the second dielectric layer, and removing the portions of
  the protective material on the floor of the via which was in the second
  dielectric layer, and portions of the first dielectric layer under the via which
  was in the second dielectric layer thus forming at least one via down through
  the first dielectric layer;
- 10 (i) removing the balance of the additional photoresist layer;
  - (j) lining a barrier metal on inside walls and a floor of the trench, and on inside walls and a floor of the via; and
  - (k) filling the trench and via with a fill metal in contact with the barrier metal lining.

15

The present invention still further provides a process for producing a microelectronic device which comprises:

- (a) forming a first dielectric layer on a substrate;
- (b) forming an optional etch stop layer on the first dielectric layer;
- 20 (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
  - (d) depositing a layer of a photoresist on a top surface of the second dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one via for the first dielectric layer;
- (e) removing the portions of each layer which are under the removed portions of the photoresist thus forming at least one via through the second dielectric layer, optional etch stop and first dielectric layer, and removing the balance of the photoresist layer;

- (f) depositing a barrier material on a top surface of the second dielectric layer, and a surface of inside walls and a floor of the via through the second dielectric layer, optional etch stop and first dielectric layer thus forming a barrier material layer thereon;
- on the top surface of the second dielectric layer and on the walls and a floor of the via through the second dielectric layer, optional etch stop layer, and first dielectric layer, and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric layer;
- (h) removing the portions of the barrier material layer on the top surface of the second dielectric layer, the second dielectric layer, and the barrier material layers on the walls of the via within the second dielectric layer which are under the removed portion of the additional photoresist layer thus forming at least one trench down through the second dielectric layer, and removing the balance
  of the additional photoresist layer;
  - (i) lining a barrier metal on inside walls and a floor of the trench, and on the inside walls and floor of the via; and
  - (j) filling the trench and via with a fill metal in contact with the barrier metal lining.

20

The present invention still further provides a process for producing a microelectronic device which comprises:

- (a) forming a first dielectric layer on a substrate;
- (b) forming an optional etch stop layer on the first dielectric layer;
- 25 (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
  - (d) depositing a layer of a photoresist on a top surface of the second dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one via for the second dielectric layer and the optional etch stop layer;

- (e) removing the portions of the second dielectric layer and the optional etch stop layer which are under the removed portions of the photoresist thus forming at least one via down through the second dielectric layer and the optional etch stop layer, and removing the balance of the photoresist layer;
- (f) depositing a barrier material on a top surface of the second dielectric layer, and a surface of inside walls and a floor of the via through the second dielectric layer and optional etch stop layer thus forming a barrier material layer thereon;
- (g) depositing an additional layer of a photoresist on the barrier material layer on the top surface of the second dielectric layer and on the walls and a floor of the via through the second dielectric layer and the optional etch stop layer, and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric layer;
- (h) removing the portions of the barrier material layer on the top surface of the second dielectric layer, the second dielectric layer, and the barrier material layers on the walls of the via within the second dielectric layer which are under the removed portion of the additional photoresist layer thus forming at least one trench down through the second dielectric layer, and removing the portions of the barrier material layer from the floor of the via which was in the second dielectric layer, and portions of the first dielectric layer under the via which was in the second dielectric layer thus forming at least one via down through the first dielectric layer;
  - (i) removing the balance of the additional photoresist layer;

25

- (j) lining a barrier metal on inside walls and a floor of the trench, and on the inside walls and floor of the via; and
  - (k) filling the trench and via with a fill metal in contact with the barrier metal lining.

The present invention still further provides a process for producing a microelectronic device which comprises:

- (a) forming a first dielectric layer on a substrate;
- (b) forming an optional etch stop layer on the first dielectric layer;
- 5 (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
  - (d) depositing a layer of a photoresist on a top surface of the second dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric layer;
- (e) removing the portions of the second dielectric layer which are under the removed portions of the photoresist thus forming at least one trench through the second dielectric layer, and removing the balance of the photoresist layer;
  - (f) modifying a top surface of the second dielectric layer, and a surface of inside walls and a floor of the trench thus forming a protective material
- 15 thereon;
  - (g) depositing an additional layer of a photoresist on the protective material on the top surface of the second dielectric layer, and the protective material on the walls and floor of the trench, and imagewise removing a portion of the photoresist corresponding to at least one via for the first dielectric layer;

i.e.

- 20 (h) removing the portions of each layer which are under the removed portion of the additional photoresist layer thus forming at least one via down through the first dielectric layer, and removing the balance of the additional photoresist layer;
- (i) lining a barrier metal on inside walls and a floor of the trench, and on insidewalls and a floor of the via; and
  - (j) filling the trench and via with a fill metal in contact with the barrier metal lining.

The present invention still further provides a process for producing a microelectronic device which comprises:

- (a) forming a first dielectric layer on a substrate;
- (b) forming an optional etch stop layer on the first dielectric layer;
- 5 (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
  - (d) depositing a layer of a photoresist on a top surface of the second dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric layer;
- 10 (e) removing the portions of the second dielectric layer and optionally removing the etch stop layer, if present, which are under the removed portions of the photoresist thus forming at least one trench through the second dielectric layer and optionally through the etch stop layer, and removing the balance of the photoresist layer;
- (f) depositing a barrier material on a top surface of the second dielectric layer, and a surface of inside walls and a floor of the trench thus forming a barrier material layer thereon;
  - (g) depositing an additional layer of a photoresist on the barrier material layer on the top surface of the second dielectric layer and the inside walls and floor of the trench, and imagewise removing a portion of the photoresist corresponding to at least one via for the first dielectric layer;

20

25

layer;

(h) removing the portions of each of the barrier material layer on the floor of the trench, any remaining portions of the etch stop layer, and portions of the first dielectric layer which are under the removed portion of the additional photoresist layer, thus forming at least one via down through the barrier material layer on the floor of the trench, the optional etch stop layer, and the first dielectric layer, and removing the balance of the additional photoresist

(i) lining a barrier metal on the barrier material layer on the inside walls and floor of the trench, and on inside walls and a floor of the via; and

(j) filling the trench and via with a fill metal in contact with the barrier metal lining.

5

15

The present invention still further provides a process for producing a microelectronic device which comprises:

- (a) forming a first dielectric layer on a substrate;
- (b) forming an optional etch stop layer on the first dielectric layer;
- (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
  - (d) forming a first hardmask layer on the second dielectric layer;
  - (e) forming a second hardmask layer on the first hardmask layer;
  - (f) depositing a layer of a photoresist on a top surface of the second hardmask layer and imagewise removing a portion of the photoresist corresponding to at

least one via for the second hardmask layer;

- (g) removing the portions of the second hardmask layer which are under the removed portions of the photoresist thus forming at least one via through the second hardmask layer, and removing the balance of the photoresist layer;
- 20 (h) depositing an additional layer of a photoresist on the top surface of the second hardmask layer and on inside walls and floor of the via in the second hardmask, and imagewise removing a portion of the photoresist corresponding to at least one trench for the second hardmask layer;
- (i) removing the portions of the first hardmask layer and the second dielectric
   layer which are under the via in the second hardmask layer thus forming at least one via down through the first hardmask layer and the second dielectric layer;
  - (j) removing the portions of the second hardmask layer which are under the removed portions of the additional photoresist thus forming at least one trench

- down through the second hardmask layer, and removing the portions of the optional etch stop layer which are under the via in the second dielectric layer thus extending the via down through the optional etch stop layer;
- (k) removing the portions of the first hardmask layer and the second dielectric layer which are under the trench in the second hardmask layer thus forming at least one trench down through the first hardmask layer and the second dielectric layer; removing the portions of the first dielectric layer under the via which was in the second dielectric layer thus forming a via through the first dielectric layer, and removing the balance of the additional photoresist layer;
- (l) lining a barrier metal on inside walls and a floor of the trench, and on inside walls and a floor of the via; and
  - (m) filling the trench and via with a fill metal in contact with the barrier metal lining.
- The present invention still further provides a process for producing a microelectronic device which comprises:
  - (a) forming a first dielectric layer on a substrate;
  - (b) forming an optional etch stop layer on the first dielectric layer;
- (c) forming a second dielectric layer on the first dielectric layer or the optional
   etch stop layer;
  - (d) forming a first hardmask layer on the second dielectric layer;
  - (e) forming a second hardmask layer on the first hardmask layer;
  - (f) depositing a layer of a photoresist on a top surface of the second hardmask layer and imagewise removing a portion of the photoresist corresponding to at
- 25 least one trench for the second hardmask layer;
  - (g) removing the portions of the second hardmask layer which are under the removed portions of the photoresist thus forming at least one trench through the second hardmask layer, and removing the balance of the photoresist layer;

- (h) depositing an additional layer of a photoresist on the top surface of the second hardmask layer and on inside walls and floor of the trench, and imagewise removing a portion of the photoresist corresponding to at least one via for the second dielectric layer and the optional etch stop layer;
- (i) removing the portions of the first hardmask layer, the second dielectric layer, and the optional etch stop layer which are under the removed portion of the additional photoresist layer thus forming at least one via down through the second dielectric layer and optional etch stop layer, and removing the balance of the additional photoresist layer;
- (j) removing the portions of the first hardmask layer and the second dielectric layer which are under the trench in the second hardmask layer thus forming at least one trench down through the second dielectric layer and removing the portions of the first dielectric layer corresponding to the via in the second dielectric layer or optional etch stop layer, thus forming at least one via down through the first dielectric layer;
  - (k) lining a barrier metal on inside walls and a floor of the trench, and on inside walls and a floor of the via; and
  - (l) filling the trench and via with a fill metal in contact with the barrier metal lining.

20

### BRIEF DESCRIPTION OF THE DRAWINGS

Figures 1(a)-(h) show a first embodiment of the present invention, showing a deep, via first technique together with a deposited protective material.

25

Figures 2(a)-(h) show a second embodiment of the present invention, showing a shallow, via first technique together with a deposited protective material.

Figures 3(a)-(h) show a third embodiment of the present invention, showing a trench first technique together with a deposited protective material.

Figures 4(a)-(h) show a fourth embodiment of the present invention, showing a deep, via first technique together with the formation of a surface-modified protective material.

Figures 5(a)-(h) show a fifth embodiment of the present invention, showing a shallow, via first technique together with the formation of a surface-modified protective material.

10

20

Figures 6(a)-(h) show a sixth embodiment of the present invention, showing a deep, via first technique together with a barrier material layer.

Figures 7(a)-(h) show a seventh embodiment of the present invention, showing a shallow, via first technique together with a barrier material layer.

Figures 8(a)-(h) show an eighth embodiment of the present invention, showing a trench first technique together with the formation of a surface-modified protective material.

Figures 9(a)-(h) show a ninth embodiment of the present invention, showing a trench first technique together with a barrier material layer.

Figures 10(a)-(h) show a tenth embodiment of the present invention, showing a via first technique together with first and second hardmask layers.

Figures 11(a)-(h) show an eleventh embodiment of the present invention, showing a trench first technique together with first and second hardmask layers.

## DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

5

10

15

20

25

In a first embodiment of the present invention, as shown in FIG. 1(a), a first dielectric material is deposited onto a surface of a substrate to form a first dielectric layer on the substrate. An optional etch stop material may then be deposited onto the first dielectric layer to form an optional etch stop layer. A second dielectric material is then deposited onto the first dielectric layer or the optional etch stop layer to thereby form a second dielectric layer. A layer of a photoresist material is then deposited onto a top surface of the second dielectric layer, and a portion of the photoresist is imagewise removed by standard photolithographic techniques to outline a via for the first dielectric layer. Portions of each layer under the removed portions of the photoresist are then removed to form at least one via down through the first dielectric layer, as shown in FIG. 1(b). The balance of the photoresist layer is then removed, as in Fig. 1 (c). A protective material, in this case a sacrificial film (SAC) is deposited onto a top surface of the second dielectric layer and on inside walls and a floor of the via, as shown in FIG.1(d). An additional layer of a photoresist is then deposited on the protective material, and then a portion of the additional photoresist is imagewise removed to outline at least one trench for the second dielectric layer, as shown in FIG.1(e). Portions are removed from the protective material and the second dielectric material under the removed portions of the additional photoresist, to form at least one trench down through the second dielectric layer, as shown in FIG. 1(f). The balance of the additional photoresist layer is then removed, and the balance of the protective material is removed, as shown in FIG. 1(g). Inside walls and a floor of the via and the trench are then lined with a barrier metal, and then the trench and via are filled with a fill metal in contact with the barrier metal lining, as shown in FIG.1(h).

- 5 Suitable substrates useful for the techniques described above include those suitable to be processed into an integrated circuit or other microelectronic device. Substrates non-exclusively include semiconductor materials such as gallium arsenide (GaAs), germanium, silicon, silicon germanium, lithium niobate and compositions containing silicon such as crystalline silicon, 10 polysilicon, amorphous silicon, epitaxial silicon, and silicon dioxide (SiO2) and mixtures thereof and may include metal contact lines which are typically formed by well known lithographic techniques. Suitable materials for the metal contacts include aluminum, aluminum alloys, copper, copper alloys, titanium, tantalum, and tungsten. These lines form the conductors of an 15 integrated circuit. Such are typically closely separated from one another at distances preferably of from about 20 micrometers or less, more preferably from about 1 micrometer or less, and most preferably of from about 0.05 to about 1'micrometer.
- The first dielectric layer and the second dielectric layer, may comprise any organic or inorganic dielectric material commonly used in the production of microelectronic devices. It is most preferred to use dielectrics of low dielectric constant, k, values in the practice of the present invention. The dielectrics may nonexclusively include OSG's, silicon containing spin-on glasses, i.e. silicon containing polymer such as an alkoxysilane polymer, a silsesquioxane polymer, a siloxane polymer; a poly(arylene ether), a fluorinated poly(arylene ether), other polymeric dielectric materials, nanoporous silica, or mixtures thereof. One useful polymeric dielectric material

useful for the invention includes an nanoporous silica alkoxysilane polymer formed from an alkoxysilane monomer which has the formula:

R | R-Si-R | R

5

wherein at least 2 of the R groups are independently C1 to C4 alkoxy groups and the balance, if any, are independently selected from the group consisting 10 of hydrogen, alkyl, phenyl, halogen, substituted phenyl. Preferably each R is methoxy, ethoxy or propoxy. Such are commercially available from Honeywell International Inc. as Nanoglass<sup>TM</sup>. The most preferred alkoxysilane monomer is tetraethoxysilane (TEOS). Also useful are hydrogensiloxanes which have the formula  $[(HSiO_{1.5})_xO_y]_n$ , hydrogensilsesquioxanes which have 15 the formula  $(HSiO_{1.5})_n$ , and hydroorganosiloxanes which have the formulae  $[(HSiO_{1.5})_xO_y(RSiO_{1.5})_z]_n$ ,  $[(HSiO_{1.5})_x(RSiO_{1.5})_y]_n$  and  $[(HSiO_{1.5})_xO_y(RSiO_{1.5})_z]_n$ . In each of these polymer formulae, x= about 6 to about 20, y=1 to about 3, z= about 6 to about 20, n=1 to about 4,000, and each R is independently H, C1 to C8 alkyl or C6 to C12 aryl. The weight average 20 molecular weight may range from about 1,000 to about 220,000. In the preferred embodiment n ranges from about 100 to about 800 yielding a molecular weight of from about 5,000 to about 45,000. More preferably, n ranges from about 250 to about 650 yielding a molecular weight of from about 14,000 to about 36,000. Useful polymers within the context of this invention 25 nonexclusively include hydrogensiloxane, hydrogensilsesquioxane, hydrogenmethylsiloxane, hydrogenethylsiloxane, hydrogenpropylsiloxane, hydrogenbutylsiloxane, hydrogentert-butylsiloxane, hydrogenphenylsiloxane, hydrogenmethylsilsesquioxane, hydrogenethylsilsesquioxane,

hydrogenpropylsilsesquioxane, hydrogenbutylsilsesquioxane, hydrogentertbutylsilsesquioxane and hydrogenphenylsilsesquioxane and mixtures thereof. The hydroorganosiloxanes, poly(arylene ethers), fluorinated poly(arylene ethers) and mixtures thereof are preferred. Suitable poly(arylene ethers) or fluorinated poly(arylene ethers) are known in the art from U.S. patents 5,155,175; 5,114,780 and 5,115,082. Preferred poly(arylene ethers) and fluorinated poly(arylene ethers) are disclosed in U.S. patent application serial number 08/990,157 filed December 12, 1997 which is incorporated herein by reference. Preferred siloxane materials suitable for use in this invention are commercially available from Honeywell International Inc. under the tradename Accuglass® T-11, T-12 and T-14. Also useful are methylated siloxane polymers available from Honeywell International Inc. under the tradenames Purespin<sup>TM</sup> and Accuspin<sup>®</sup> T18, T23 and T24. Preferred silicon containing dielectric polymers have a formula selected from the group consisting of  $[(HSiO_{1.5})_xO_y]_n, (HSiO_{1.5})_n, [(HSiO_{1.5})_xO_y(RSiO_{1.5})_z]_n, [(HSiO_{1.5})_x(RSiO_{1.5})_y]_n$ and  $[(HSiO_{1.5})_xO_y(RSiO_{1.5})_z]_n$  wherein x= about 6 to about 20, y=1 to about 3, z= about 6 to about 20, n=1 to about 4,000, and each R is independently H, C1 to C<sub>8</sub> alkyl or C<sub>6</sub> to C<sub>12</sub> aryl which are disclosed in U.S. patent application serial number 08/955,802 filed October 22, 1997 and which is incorporated herein by reference. Also preferred are certain low organic content silicon containing polymers such as those having the formula I:

5

10

15

20

$$[H-SiO_{1.5}]_n[R-SiO_{1.5}]_m ,$$
 
$$[H_{0.4-1.0}SiO_{1.5-1.8}]_n[R_{0.4-1.0}-SiO_{1.5-1.8}]_m ,$$
 
$$[H_{0-1.0}SiO_{1.5-2.0}]_n[R-SiO_{1.5}]_m ,$$
 
$$[H-SiO_{1.5}]_x[R-SiO_{1.5}]_y[SiO_2]_z ,$$

wherein the sum of n and m, or the sum or x, y and z is from about 8 to about 5000, and m and y are selected such that carbon containing substituents are present in an amount of less than about 40 Mole percent. Polymers having the

structure I are of low organic content where the carbon containing substituents are present in an amount of less than about 40 mole percent. These polymers are described more fully in U.S. patent application serial number 09/044,831, filed March 20, 1998, which is incorporated herein by reference. Also preferred are certain high organic content silicon containing polymers such as those having the formula II:

$$\begin{split} &[\text{HSiO}_{1.5}]_n \, [\text{RSiO}_{1.5}]_m \\ &[\text{H}_{0.4\text{-}1.0} \text{SiO}_{1.5\text{-}1.8}]_n \, [\text{R}_{0.4\text{-}1.0} \text{SiO}_{1.5\text{-}1.8}]_m \\ &[\text{H}_{0\text{-}1.0} \text{SiO}_{1.5\text{-}2.0}]_n \, [\text{RSiO}_{1.5}]_m \end{split}$$

5

15

20

25

wherein the sum of n and m is from about 8 to about 5000 and m is selected such that the carbon containing substituent is present in an amount of from about 40 Mole percent or greater; and

 $[HSiO_{1.5}]_x [RSiO_{1.5}]_y [SiO_2]_z;$ 

wherein the sum of x, y and z is from about 8 to about 5000 and y is selected such that the carbon containing substituent is present in an amount of about 40 Mole % or greater; and wherein R is selected from substituted and unsubstituted straight chain and branched alkyl groups, cycloalkyl groups, substituted and unsubstituted aryl groups, and mixtures thereof. The specific mole percent of carbon containing substituents is a function of the ratio of the amounts of starting materials. Polymers having the structure II which are of high organic content where the carbon containing substituents are present in an amount of about 40 mole percent or more. These polymers are described more fully in U.S. patent application serial number 09/044,798, filed March 20, 1998, which is incorporated herein by reference. The polymer may be present in the dielectric composition in a pure or neat state (not mixed with any solvents) or it may be present in a solution where it is mixed with solvents. When solvents are present, the polymer is preferably present in an amount of from about 1 % to about 50 % by weight of the polymer, more preferably from

about 3 % to about 20 %. The solvent component is preferably present in an amount of from about 50 % to about 99 % by weight of the dielectric composition, more preferably from about 80 % to about 97 %. Suitable solvents nonexclusively include aprotic solvents such as cyclic ketones including cyclopentanone, cyclohexanone, cyclohexanone and cyclooctanone; cyclic amides such as N-alkylpyrrolidinone wherein the alkyl group has from 1 to about 4 carbon atoms, and N-cyclohexyl-pyrrolidinone, and mixtures thereof.

5

25

Deposition of dielectric materials onto the substrate may be conducted via

conventional methods such as spin-coating, dip coating, roller coating,
spraying, chemical vapor deposition, meniscus coating, and the like which are
well-known in the art. Spin coating is most preferred. The thickness of the
dielectric layers may vary depending on the deposition procedure and
parameter setup, but typically the thickness may range from about 500 Å to
about 50,000 Å, and preferably from about 2000 Å to about 12000 Å. In the
most preferred embodiment, a liquid dielectric composition is spun onto the
appropriate surface according to known spin techniques such as by applying a
liquid dielectric composition to the surface and then spinning on a rotating
wheel at speeds ranging from about 500 to about 6000 rpm for about 5 to
about 60 seconds.

The dielectric materials may optionally be heated to expel residual solvent or to increase its molecular weight. The heating may be conducted by conventional means such as heating on a hot plate in air or in an inert atmosphere, or it may occur in a furnace or oven in air, or in an inert atmosphere, or it may occur in a vacuum furnace or vacuum oven. Heating is preferably conducted at a temperature of from about 80°C to about 500°C, and more preferably from about 150°C to about 425 °C. This heating is preferably performed from about 1 minute to about 360 minutes, and more preferably

from about 2 to about 60 minutes. The dielectric materials may also optionally be exposed to actinic light, such as UV light, to increase their molecular weight. The amount of exposure may range from about 100 mJ/cm<sup>2</sup> to about 300 mJ/cm<sup>2</sup>. The dielectric materials may optionally be cured by overall exposed to electron beam radiation. Electron beam exposure may be controlled by setting the beam acceleration. Electron beam radiation may take place in any chamber having a means for providing electron beam radiation to substrates placed therein. It is preferred that the electron beam exposing step is conducted with a wide, large beam of electron radiation from a large-area electron beam source. Preferably, an electron beam chamber is used which provides a large area electron source. Suitable electron beam chambers are commercially available from Electron Vision Corporation of San Diego, California under the trade name "ElectronCure™". The principles of operation and performance characteristics of such device are described in U.S. Patent 5,003,178, the disclosure of which is incorporated herein by reference. The temperature of the electron beam exposure preferably ranges from about 20°C to about 450°C, more preferably from about 50°C to about 400°C and most preferably from about 200°C to about 400°C. The electron beam energy is preferably from about .5 KeV to about 30 KeV, and more preferably from about 3 to about 10 KeV. The dose of electrons is preferably from about 1 to about 50,000  $\mu\text{C/cm}^2$  and more preferably from about 50 to about 20,000 μC/cm<sup>2</sup>. The gas ambient in the electron beam tool can be any of the following gases: nitrogen, oxygen, hydrogen, argon, a blend of hydrogen and nitrogen, ammonia, xenon or any combination of these gases. The electron beam current is preferably from about 1 to about 40 mA, and more preferably from about 5 to about 20 mA. Preferably, the electron beam exposing step is conducted with a wide, large beam of electron beam radiation from a uniform large-are electron beam source which covers an area of from about 4 inches to about 256 square inches.

- 4-4-

5

10

15

20

25

In the practice of the present invention, it is preferred that the first dielectric layer has significantly different etch resistance properties from the optional etch stop layer, and the optional etch stop layer has significantly different etch resistance properties from the second dielectric layer. The first dielectric layer may be the same or different from the second dielectric layer. If the optional etch stop layer is not present, the first dielectric layer should have substantially the same or significantly different etch resistance properties from the second dielectric layer. When the first and second dielectric layers have substantially the same etch resistance properties and no etch stop layer is present, etching may be done by controlling the duration of time for the etching of each layer. Useful etch stop layers non-exclusively include silicon nitride, silicon oxynitride, silicon dioxide, silicon carbide, silicon oxycarbide, spin on solutions such as spin on glass, organic polymers, hydrogen silsesquioxane and methyl silsesquioxane and combinations thereof.

The photoresist component may be positive working or negative working and is generally commercially available. Positive working photoresists are more preferred in the practice of the present invention. Suitable positive working photoresist materials are well known in the art and may comprise an o-quinone diazide radiation sensitizer. The o-quinone diazide sensitizers include the o-quinone-4-or-5-sulfonyl-diazides disclosed in U. S. Patents Nos. 2,797,213; 3,106,465; 3,148,983; 3,130,047; 3,201,329; 3,785,825; and 3,802,885. When o-quinone diazides are used, preferred binding resins include a water insoluble, aqueous alkaline soluble or swellable binding resin, which is preferably a novolak. Suitable positive photodielectric resins may be obtained commercially, for example, under the trade name of AZ-P4620 from Clariant Corporation of Somerville, New Jersey. The photoresist material may be deposited by conventional means such as spin coating. The thickness of

photoresist layers may vary depending on the deposition procedure and parameter setup. The thickness preferably ranges from about 1,000 Å to about 30,000 Å, more preferably from about 2,000 Å to about 10,000 Å, and most preferably from about 3,000 Å to about 7,500 Å.

5

10

15

20

Imagewise removal of the photoresist is conducted in a manner well known in the art such as by imagewise exposing the photoresist to actinic radiation such as through a suitable mask and developing the photoresist. The photoresist may be imagewise exposed to actinic radiation such as light in the visible, ultraviolet or infrared regions of the spectrum through a mask, or scanned by an electron beam, ion or neutron beam or x-ray radiation. Actinic radiation may be in the form of incoherent light or coherent light, for example, light from a laser. The photoresist is then imagewise developed using a suitable solvent, such as an aqueous alkaline solution. Optionally the photoresist is heated to cure the image portions thereof and thereafter developed to remove the non-image portions and define a via mask.

Via is a term known in the art which includes holes and apertures. Vias may be filled with metals or other conductive materials to form electrical connections with other metals or conductive contacts. Although this invention refers to at least one via, it is preferred that a plurality of vias be formed in the practice of the present invention. These vias preferably extend downward to underlying metal contacts.

25 Trench is a term known in the art which includes tunnel-like connections between vias. Like vias, trenches also may be filled with metals or other conductive materials to form electrical connections with other metals or conductive contacts. Although this invention refers to at least one trench, it is

preferred that a plurality of trenches be formed in the practice of the present invention. These trenches preferably connect two or more vias.

The protective material serves to prevent contact between the photoresist and the dielectrics, thus preventing resist poisoning. The protective material may be deposited onto a surface of a dielectric material, as described above, or it may be formed on the surface of a dielectric material through surface modification, as described below.

10 A deposited protective material may be deposited by conventional means such as CVD, PVD, spin coating or the like. Suitable deposited protective materials nonexclusively include CVD oxide, CVD nitride, CVD oxynitride, CVD SiC, spin on solutions such as organic polymers, SOG, chromophore laden SOGs such as those described in U.S. patent application serial number 09/330,248 15 filed June 10, 1999 which is incorporated herein by reference, anti reflective coating (ARC) materials such as those described in U.S. Patent 6,033,830 and bottom anti reflective coating materials (BARC) such as silicon oxynitrides and the materials described in U.S. Patent 6,121,123, hydrogen silsesquioxane and methyl silsesquioxane and metals such as Ta and TaN. Preferably, the 20 deposited protective material may comprise SOG and chromophore laden SOG. The most preferred deposited protective material in the practice of this invention is chromophore laden SOG.

The barrier metal on the sidewalls and floor of the vias and trenches serves to prevent diffusion of the subsequently deposited conductive metal into the dielectric layers. Suitable barrier metals nonexclusively include Ti, Ta, or a nitride such as TaN or TiN. Barrier metals may be applied by conventional techniques such as vapor deposition, sputtering, evaporation and the like. The thickness of the barrier metal may vary depending on the deposition procedure

25

and parameter setup desired. The thickness preferably ranges from about 25 Å to about 1000 Å, more preferably from about 50 Å to about 500 Å, and most preferably from about 100 Å to about 300 Å.

Suitable fill metals include aluminum, aluminum alloys, copper, copper alloys, tantalum, tungsten, titanium or other metals or combinations thereof as typically employed in the formation of microelectronic devices. Copper is most preferred. The fill metals may also be applied by such techniques as vapor deposition, sputtering, evaporation, electroplating, electroless plating and the like. As used herein, the term "metal" includes amalgams of metals.

15

20

25

In a second embodiment of the present invention, as shown in FIG.2(a), a first dielectric material, optional etch stop material, and second dielectric material are deposited onto a substrate as they were in the first embodiment of this invention. As shown in FIG. 2(b), a layer of a photoresist material is then deposited on the second dielectric layer, and a portion of the photoresist is imagewise removed to outline a via for the second dielectric layer. FIG. 2(b) also shows that portions are removed from the second dielectric layer and the optional etch stop layer which are under the removed portions of the photoresist to form at least one via down through the second dielectric layer and the optional etch stop layer. The balance of the photoresist layer is then removed, as shown in FIG.2(c), and a protective material is deposited on a top surface of the second dielectric layer and on inside walls and a floor of the via, as shown in FIG. 2(d). An additional layer of a photoresist is deposited on the protective material, and then a portion of the additional photoresist is imagewise removed to outline a trench for the second dielectric layer, as shown in FIG.2(e). Portions are removed from each of the protective material and the second dielectric layer which are under the removed portion of the additional photoresist layer, to form at least one trench down through the

second dielectric layer, as shown in FIG.2(f). Also shown in FIG. 2(f), portions of the first dielectric layer which are under the via which was in the second dielectric layer are removed to form a via down through the first dielectric layer. As shown in FIG. 2(g), the balance of the additional photoresist layer is then removed, and the balance of the protective material is removed. Inside walls and a floor of the via and the trench are lined with a barrier metal, and then the trench and via are filled with a fill metal in contact with the barrier metal lining, as shown in FIG.2(h).

5

10

15

20

25

In a third embodiment of the present invention, as shown in FIG.3(a), a first dielectric material, optional etch stop material, and second dielectric material are deposited onto a substrate as they were in the first embodiment of this invention. A layer of a photoresist material is then deposited on a top surface of the second dielectric layer, and a portion of the photoresist is imagewise removed to outline a trench for the second dielectric layer, as shown in FIG.3(b). As also shown in FIG.3(b), portions of the second dielectric layer which are under the removed portions of the photoresist are removed to form at least one trench down through the second dielectric layer. The balance of the photoresist layer is then removed, as shown in FIG.3(c), and a protective material is deposited on a top surface of the second dielectric layer and on inside walls and a floor of the trench, as shown in FIG.3(d). An additional layer of a photoresist is deposited on the protective material, and then a portion of the additional photoresist is imagewise removed to outline a via for the first dielectric layer, as shown in FIG.3(e). Portions are removed from each layer under the removed portions of the additional photoresist, to form at least one via down through the protective material, the optional etch stop layer, and the first dielectric layer, as shown in FIG.3(f). The balance of the additional photoresist layer is then removed, and the balance of the protective material is removed, as shown in FIG.3(g). Inside walls and a floor of the via and the

trench are lined with a barrier metal, and then the trench and via are filled with a fill metal in contact with the barrier metal lining, as shown in FIG.3(h).

5

10

15

20

25

In a fourth embodiment of the present invention, as shown in FIG.4(a), a first dielectric material, optional etch stop material, and second dielectric material are deposited onto a substrate as they were in the first embodiment of this invention. A layer of a photoresist material is then deposited on a top surface of the second dielectric layer, and a portion of the photoresist is imagewise removed to outline a via for the first dielectric layer, as shown in FIG.4(b). As also shown in FIG.4(b), portions are removed from each layer under the removed portions of the photoresist, to form at least one via down through the second dielectric layer, the optional etch stop layer, and first dielectric layer. The balance of the photoresist layer is then removed, as shown in FIG.4(c). As shown in FIG.4(d), a top surface of the second dielectric layer and a surface of inside walls and a floor of the via are modified, thus forming a protective material thereon. The depth of the modified region may vary from about 5 Å to about 1000 Å. An additional layer of a photoresist is deposited on the protective material of these modified surfaces, and a portion of the additional photoresist is imagewise removed to outline a trench for the second dielectric layer, as shown in FIG.4(e). Portions are removed from the protective material on the top surface of the second dielectric layer, the second dielectric layer, and the walls of the via within the second dielectric layer, which are under the removed portion of the additional photoresist layer, to form at least one trench down through the second dielectric layer, as shown in FIG.4(f). The balance of the additional photoresist layer is then removed, as shown in FIG.4(g). Inside walls and a floor of the via and the trench are lined with a barrier metal, and then the trench and via are filled with a fill metal in contact with the barrier metal lining, as shown in FIG.4(h). The protective material may be formed by surface modification of the walls and floor of the vias, trenches and

dielectric layers such as by exposure to CVD plasmas, wet chemical exposure, annealing in controlled ambients, UV exposure and E-beam exposure. Suitable surface-modified CVD plasmas include N<sub>2</sub>/H<sub>2</sub>, H<sub>2</sub>, NH<sub>3</sub>, N<sub>2</sub>O, N<sub>2</sub>, O<sub>2</sub>, Ar, Xe.

5

10

15

20

25

In a fifth embodiment of the present invention, as shown in FIG.5(a), a first dielectric material, optional etch stop material, and second dielectric material are deposited onto a substrate as they were in the first embodiment of this invention. A layer of a photoresist material is then deposited on a top surface of the second dielectric layer, and a portion of the photoresist is imagewise removed to outline a via for the second dielectric layer and the optional etch stop layer, as shown in FIG.5(b). As also shown in FIG.5(b), portions are removed from the second dielectric layer and the optional etch stop layer which are under the removed portions of the photoresist, to form at least one via down through the second dielectric layer and the optional etch stop layer. The balance of the photoresist layer is then removed, as shown in FIG.5(c). A top surface of the second dielectric layer and a surface of inside walls and a floor of the trench are modified, thus forming a protective material thereon, as shown in FIG.5(d). An additional layer of a photoresist is deposited on the protective material of the modified surfaces, and a portion of the additional photoresist is imagewise removed to outline a trench for the second dielectric layer, as shown in FIG.5(e). Portions are removed of the protective material on the top surface of the second dielectric layer, the second dielectric layer, and the protective material on the walls of the via within the second dielectric layer which are under the removed portions of the additional photoresist, to form at least one trench down through the second dielectric layer, as shown in FIG.5(f). As also shown in FIG.5(f), portions of the protective material on the floor of the via which was in the second dielectric layer, and portions of the first dielectric layer under the via which was in the second dielectric layer are

removed to form a via down through the first dielectric layer. The balance of the additional photoresist layer is then removed, as shown in FIG.5(g). Inside walls and a floor of the via and the trench are lined with a barrier metal, and then the trench and via are filled with a fill metal in contact with the barrier metal lining, as shown in FIG.5(h).

5

10

15

20

25

In a sixth embodiment of the present invention, as shown in FIG.6(a), a first dielectric material, optional etch stop material, and second dielectric material are deposited onto a substrate as they were in the first embodiment of this invention. A layer of a photoresist material is then deposited on a top surface of the second dielectric layer, and a portion of the photoresist is imagewise removed to outline a via for the first dielectric layer, as shown in FIG.6(b). As also shown in FIG.6(b), portions are removed from each of the layers which are under the removed portions of the photoresist, to form a via down through the second dielectric layer, the optional etch stop layer, and the first dielectric layer. The balance of the photoresist layer is then removed, as shown in FIG.6(c), and a barrier material is deposited on a top surface of the second dielectric layer and on a surface of inside walls and a floor of the via to form a barrier material layer on these surfaces, as shown in FIG.6(d). An additional layer of a photoresist is deposited on the barrier material layer on the top surface of the second dielectric layer and on the walls and a floor of the via through the second dielectric layer, optional etch stop layer, and first dielectric layer, and a portion of the additional photoresist is imagewise removed to outline a trench for the second dielectric layer, as shown in FIG.6(e). Portions are removed of the barrier material layer on the top surface of the second dielectric layer, the second dielectric layer, and the walls of the via within the second dielectric layer which are under the removed portion of the additional photoresist layer to form at least one trench down through the second dielectric layer, as shown in FIG.6(f). The balance of the additional photoresist layer is

then removed, as shown in FIG.6(g). Inside walls and a floor of the via and the trench are lined with a barrier metal, and then the trench and via are filled with a fill metal in contact with the barrier metal lining, as shown in FIG.6(h).

- ------

- The barrier layer material serves to form a barrier between the photoresist and the dielectrics, thus preventing resist poisoning. Suitable barrier layer materials nonexclusively include CVD oxide, CVD nitride, CVD oxynitride, CVD SiC, spin on solutions such as organic polymers, SOG, chromophore laden SOGs as described in U.S. patent application serial number 09/330,248 filed June 10, 1999, hydrogen silsesquioxane, methyl silsesquioxane and metals such as Ta and TaN. Preferably, the barrier layer material is CVD SiO<sub>2</sub>, SiN, or SiC. The most preferred barrier layer material in the practice of this invention is SiO<sub>2</sub>.
- The barrier layer material may be deposited by conventional means such as CVD, evaporation, spin coating, sputtering, and atomic layer epitaxy. The thickness of protective material may vary depending on the deposition procedure.
- In a seventh embodiment of the present invention, as shown in FIG.7(a), a first dielectric material, optional etch stop material, and second dielectric material are deposited onto a substrate as they were in the first embodiment of this invention. As shown in FIG.7(b), a layer of a photoresist material is then deposited on a top surface of the second dielectric layer, and a portion of the photoresist is imagewise removed to outline a via for the second dielectric layer and the optional etch stop layer. As also shown in FIG.7(b), portions are removed of the second dielectric layer and the optional etch stop layer which are under the removed portions of the photoresist, to form a via down through the second dielectric layer and the optional etch stop layer. The balance of the

photoresist layer is then removed, as shown in FIG.7(c), and a barrier material is deposited on a top surface of the second dielectric layer and on a surface of inside walls and a floor of the via through the second dielectric layer and optional etch stop layer to form a barrier material layer on these surfaces, as shown in FIG.7(d). An additional layer of a photoresist is deposited on the barrier material layer on the top surface of the second dielectric layer and on the walls and a floor of the via through the second dielectric layer and the optional etch stop layer, and a portion of the additional photoresist is imagewise removed to outline a trench for the second dielectric layer, as shown in FIG.7(e). Portions are removed of the barrier material layer on the top surface of the second dielectric layer, the second dielectric layer, and the walls of the via within the second dielectric layer which are under the removed portion of the additional photoresist layer to form at least one trench down through the second dielectric layer, as shown in FIG.7(f). As also shown in FIG.7(f), portions are removed of the barrier material layer on the floor of the via which was in the second dielectric layer, and portions are removed of the first dielectric layer under the via which was in the second dielectric layer, to form a via down through the first dielectric layer. The balance of the additional photoresist layer is then removed, as shown in FIG.7(g). Inside walls and a floor of the via and the trench are lined with a barrier metal, and then the trench and via are filled with a fill metal in contact with the barrier metal lining, as shown in FIG.7(h).

5

10

15

20

In an eighth embodiment of the present invention, as shown in FIG.8(a), a first dielectric material, optional etch stop material, and second dielectric material are deposited onto a substrate as they were in the first embodiment of this invention. As shown in FIG.8(b), a layer of a photoresist material is then deposited on a top surface of the second dielectric layer, and a portion of the photoresist is imagewise removed to outline a trench for the second dielectric

layer. As also shown in FIG.8(b), portions of the second dielectric layer which are under the removed portions of the photoresist are removed to form at least one trench down through the second dielectric layer. The balance of the photoresist layer is then removed, as shown in FIG.8(c), and the top surface of the second dielectric layer and a surface of inside walls and a floor of the trench are modified to form a protective material thereon, as shown in FIG.8(d). An additional layer of a photoresist is deposited on the protective material on the top surface of the second dielectric layer and on the walls and a floor of the trench, and a portion of the additional photoresist is imagewise removed to outline a via for the first dielectric layer, as shown in FIG.8(e). Portions are removed each layer which are under the removed portion of the additional photoresist layer to form at least one via down through the first dielectric layer, as shown in FIG.8(f). The balance of the additional photoresist layer is then removed, as shown in FIG.8(g). Inside walls and a floor of the via and the trench are lined with a barrier metal, and then the trench and via are filled with a fill metal in contact with the barrier metal lining, as shown in FIG.8(h).

5

10

15

20

25

In a ninth embodiment of the present invention, as shown in FIG.9(a), a first dielectric material, optional etch stop material, and second dielectric material are deposited onto a substrate as they were in the first embodiment of this invention. As shown in FIG.9(b), a layer of a photoresist material is then deposited on a top surface of the second dielectric layer, and a portion of the photoresist is imagewise removed to outline a trench for the second dielectric layer. As also shown in FIG.9(b), portions of the second dielectric layer, and optionally portions of the etch stop layer if present which are under the removed portions of the photoresist are removed to form at least one trench down through the second dielectric layer and optionally through the etch stop layer. The balance of the photoresist layer is then removed, as shown in

FIG.9(c), and a barrier material is deposited on a top surface of the second dielectric layer and on a surface of inside walls and a floor of the trench to form a barrier material layer thereon, as shown in FIG.9(d). An additional layer of a photoresist is deposited on the barrier material layer on the top surface of the second dielectric layer and on the walls and a floor of the trench, and a portion of the additional photoresist is imagewise removed to outline a via for the first dielectric layer, as shown in FIG.9(e). Portions are removed of the barrier material layer on the floor of the trench, any remaining portions of the etch stop layer, and portions of the first dielectric layer which are under the removed portion of the additional photoresist layer to form at least one via down through the barrier material layer on the floor of the trench, the optional etch stop layer, and the first dielectric layer, as shown in FIG.9(f). The balance of the additional photoresist layer is then removed, as shown in FIG.9(g). Inside walls and a floor of the via and the trench are lined with a barrier metal, and then the trench and via are filled with a fill metal in contact with the barrier metal lining, as shown in FIG. 9(h).

5

10

15

20

25

In a tenth embodiment of the present invention, as shown in FIG.10(a), a first dielectric material, optional etch stop material, and second dielectric material are deposited onto a substrate as they were in the first embodiment of this invention. As also shown in FIG.10(a), a layer of a first hardmask material is then deposited on the second dielectric layer, and a layer of a second hardmask layer is deposited on the first hardmask layer. A layer of a photoresist material is then deposited on the top surface of the second hardmask layer, and a portion of the photoresist is imagewise removed to outline a via for the second hardmask layer, as shown in FIG.10(b). Portions are removed from the second hardmask layer under the removed portions of the photoresist, to form at least one via down through the second hardmask layer, as also shown in FIG.10(b). The balance of the photoresist layer is then removed, as shown in FIG.10(c).

An additional layer of a photoresist is deposited on the second hardmask layer, and on inside walls and a floor of the via in the second hardmask layer, as shown in FIG.10(d). As also shown in FIG.10(d), a portion of the additional photoresist is imagewise removed to outline at least one trench for the second hardmask layer. Portions are removed from the first hardmask layer and the second dielectric layer which are under the via in the second hardmask layer. to form a via down through the first hardmask layer and the second dielectric layer, as shown in FIG.10(e). Portions are then removed from second hardmask layer which are under the removed portions of the additional photoresist, to form a trench down through the second hardmask layer, as shown in FIG.10(f). As also shown in FIG.10(f), portions are removed of the optional etch stop layer which are under the via in the second dielectric layer. to extend the via down through the optional etch stop layer. Portions are then removed of the first hardmask layer and the second dielectric layer which are under the trench in the second hardmask layer, to form trench down through the first hardmask layer and the second dielectric layer, as shown in FIG.10(g). This figure also shows that, portions are then removed of the first dielectric layer under the via which was in the second dielectric layer, to form a via through the first dielectric layer. As also shown in FIG.10(g), the balance of the additional photoresist layer is then removed. This figure also shows that a via is then formed through the first dielectric layer under the via which was previously formed through the second dielectric layer. Portions of the first hardmask layer and second dielectric layer which are under the trench in the second hardmask layer are then removed to form a trench through the second dielectric layer, as also shown in FIG.10(g). Inside walls and a floor of the via and the trench are lined with a barrier metal, and then the trench and via are filled with a fill metal in contact with the barrier metal lining, as shown in FIG.10(h).

5

10

15

20

In an eleventh embodiment of the present invention, as shown in FIG.11(a), a first dielectric material, optional etch stop material, and second dielectric material are deposited onto a substrate as they were in the first embodiment of this invention. As also shown in FIG.11(a), a layer of a first hardmask material is then deposited on the second dielectric layer, and a layer of a second hardmask layer is deposited on the first hardmask layer. A layer of a photoresist material is then deposited on the top surface of the second hardmask layer, and a portion of the photoresist is imagewise removed to outline a trench for the second hardmask layer, as shown in FIG.11(b). As also shown in FIG.11(b), portions are removed from the second hardmask layer under the removed portions of the photoresist, to form at least one trench down through the second hardmask layer. The balance of the photoresist layer is then removed, as shown in FIG.11(c). An additional layer of a photoresist is deposited on the second hardmask layer, and on inside walls and a floor of the trench in the second hardmask layer, as shown in FIG.11(d). As also shown in FIG.11(d), a portion of the additional photoresist is imagewise removed to outline at least one via for the second dielectric layer and the optional etch stop layer. As shown in FIG.11(e), portions are removed from the first hardmask layer, the second dielectric layer, and the optional etch stop layer which are under the removed portion of the additional photoresist layer, to form a via down through the second dielectric layer and optional etch stop layer. The balance of the additional photoresist layer is then removed, as shown in FIG.11(f). Portions are removed of the first hardmask layer and the second dielectric layer which are under the trench in the second hardmask layer, to form a trench down through the second dielectric layer, as shown in FIG.11(g). As also shown in FIG.11(g), portions are then removed of the first dielectric layer corresponding to the via which was in the second dielectric layer or

5

10

15

20

optional etch stop layer, thus forming at least one via down through the first dielectric layer. Inside walls and a floor of the via and the trench are lined with a barrier metal, and then the trench and via are filled with a fill metal in contact with the barrier metal lining, as shown in FIG.11(h).

5

The first and second hardmask layers serve to form a mask which prevents the photoresist from reacting with the dielectrics, thus preventing resist poisoning.

Suitable hardmask layer materials nonexclusively include CVD films such as SiO2, SiN, SiON, SiOC, SiC, spin on polymers such as spin on glass, chromophore laden SOG, organic spin on polymers, hydrogen silsesquioxane, methyl silsesquioxane and metals such as Ta, TaN. Preferably, the hardmask layer material is SiO<sub>2</sub>, SiON, SiN, or SiC. Most preferably, the first hardmask layer comprises SiO<sub>2</sub>, and the second hardmask layer comprises Si<sub>3</sub>N<sub>4</sub>.

Although this application refers only to first and second hardmask layers, a plurality of hardmask layers be used in the practice of the present invention. The hardmask layers may be deposited by conventional means such as CVD, spin-on, evaporation, sputtering, atomic layer epitaxy. The thickness of the hardmask layers may be the same or different, and may vary depending on the deposition procedure and parameter setup. The thicknesses preferably range from about 100 Å to about 5000 Å, more preferably from about 200 Å to about 3000 Å, and most preferably from about 400 Å to about 1500 Å.

The figures of the present invention show a process for the formation of one interconnect level, however, the same processing steps can be repeated again for upper levels of interconnects.

While the present invention has been particularly shown and described with reference to preferred embodiments, it will be readily appreciated by those of ordinary skill in the art that various changes and modifications may be made without departing from the spirit and scope of the invention. It is intended that the claims be interpreted to cover the disclosed embodiment, those alternatives which have been discussed above and all equivalents thereto.

## What is claimed is:

10

- 1. A process for producing a microelectronic device which comprises:
- (a) forming a first dielectric layer on a substrate;
- 5 (b) forming an optional etch stop layer on the first dielectric layer;
  - (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
  - (d) depositing a layer of a photoresist on a top surface of the second dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one via for the first dielectric layer;
  - (e) removing the portions of each layer which are under the removed portions of the photoresist thus forming at least one via down through the first dielectric layer, and removing the balance of the photoresist layer;
  - (f) depositing a protective material on the top surface of the second dielectric layer and on inside walls and a floor of the via;
    - (g) depositing an additional layer of a photoresist on the protective material and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric layer;
- (h) removing the portions of each layer which are under the removed portion
   of the additional photoresist layer thus forming at least one trench down through the second dielectric layer;
  - (i) removing the balance of the additional photoresist layer and the balance of the protective material;
- (j) lining a barrier metal on inside walls and a floor of the trench, and on insidewalls and a floor of the via; and
  - (k) filling the trench and via with a fill metal in contact with the barrier metal lining.

2. The process of claim 1 wherein the first dielectric layer comprises an organic dielectric material and the second dielectric layer comprises an inorganic dielectric material.

- 3. The process of claim 1 wherein the first dielectric layer comprises an inorganic dielectric material and the second dielectric layer comprises an organic dielectric material.
- 4. The process of claim 1 wherein the first dielectric layer comprises an inorganic dielectric material and the second dielectric layer comprises an inorganic dielectric material.
- 5. The process of claim 1 wherein the first dielectric layer comprises an
   organic dielectric material and the second dielectric layer comprises an organic dielectric material.
  - 6. The process of claim 1 wherein the etch stop layer is present.
- 7. The process of claim 6 wherein the etch stop layer comprises silicon nitride, silicon oxynitride, silicon dioxide, silicon carbide, silicon oxycarbide, spin on glass, organic polymers, hydrogen silsesquioxane, methyl silsesquioxane or combinations thereof.
- 8. The process of claim 1 wherein the optional etch stop layer is not present and wherein the first dielectric layer and the second dielectric layer have significantly different etch resistance properties.

9. The process of claim 1 wherein the optional etch stop layer is not present and wherein the first dielectric layer and the second dielectric layer have substantially the same etch resistance properties.

5 10. The process of claim 1 wherein the protective material comprises CVD oxide, CVD nitride, CVD oxynitride, CVD SiC, spin on glass, organic polymers, chromophore laden spin on glass, anti reflective coating materials, bottom anti reflective coating materials, silicon oxynitride, hydrogen silsesquioxane, methyl silsesquioxane, metals and combinations thereof.

10

- 11. The process of claim 1 wherein the barrier metal comprises Ti, Ta, or a nitride.
- 12. The process of claim 1 wherein the fill metal comprises aluminum,
  15 aluminum alloys, copper, copper alloys, tantalum, tungsten, titanium, nitrides thereof or combinations thereof.
  - 13. A process for producing a microelectronic device which comprises:
  - (a) forming a first dielectric layer on a substrate;
- 20 (b) forming an optional etch stop layer on the first dielectric layer;
  - (c) forming an second dielectric layer on the first dielectric layer or the optional etch stop layer;
  - (d) depositing a layer of a photoresist on a top surface of the second dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one via for the second dielectric layer;
  - (e) removing the portions of the second dielectric layer and the optional etch stop layer which are under the removed portions of the photoresist thus forming at least one via down through the second dielectric layer and the optional etch stop layer, and removing the balance of the photoresist layer;

- (g) depositing an additional layer of a photoresist on the protective material and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric layer;
- (h) removing the portions of the protective material and the second dielectric layer which are under the removed portion of the additional photoresist layer thus forming at least one trench down through the second dielectric layer, and removing the portions of the first dielectric layer which are under the via which was in the second dielectric layer thus forming a via down through the first dielectric layer;
- (i) removing the balance of the additional photoresist layer and the balance of the protective material;
- (j) lining a barrier metal on inside walls and a floor of the trench, and on inside walls and a floor of the via; and
- (k) filling the trench and via with a fill metal in contact with the barrier metal lining.
- 14. A process for producing a microelectronic device which comprises:
- 20 (a) forming a first dielectric layer on a substrate;

5

10

- (b) forming an optional etch stop layer on the first dielectric layer;
- (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
- (d) depositing a layer of a photoresist on a top surface of the second dielectric
   layer and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric layer;
  - (e) removing the portions of the second dielectric layer which are under the removed portions of the photoresist thus forming at least one trench down

through the second dielectric layer, and removing the balance of the photoresist layer;

- (f) depositing a protective material on a top surface of the second dielectric layer and on inside walls and a floor of the trench;
- 5 (g) depositing an additional layer of a photoresist on the protective material and imagewise removing a portion of the photoresist corresponding to at least one via for the first dielectric layer;
  - (h) removing the portions of each layer which are under the removed portion of the additional photoresist layer thus forming at least one via down through
- the protective material, the optional etch stop layer, and the first dielectric layer;
  - (i) removing the balance of the additional photoresist layer and the balance of the protective material;
  - (j) lining a barrier metal on inside walls and a floor of the trench, and on inside walls and a floor of the via; and
    - (k) filling the trench and via with a fill metal in contact with the barrier metal lining.
    - 15. A process for producing a microelectronic device which comprises:
- 20 (a) forming a first dielectric layer on a substrate;

- (b) forming an optional etch stop layer on the first dielectric layer;
- (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
- (d) depositing a layer of a photoresist on a top surface of the second dielectric layer and imagewise removing a portion of the photoresist corresponding to at
- layer and imagewise removing a portion of the photoresist corresponding to least one via for the first dielectric layer;
  - (e) removing the portions of each layer which are under the removed portions of the photoresist thus forming at least one via through the second dielectric

layer, the optional etch stop layer, and first dielectric layer, and removing the balance of the photoresist layer;

(f) modifying the top surface of the second dielectric layer, and a surface of inside walls of the via through the second dielectric layer, optional etch stop

5

10

- layer, and first dielectric layer thus forming a protective material thereon;
  (g) depositing an additional layer of a photoresist on the protective material on the top surface of the second dielectric layer and on the protective material on the walls and a floor of the via through the second dielectric layer, optional etch stop layer, and first dielectric layer, and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric layer;
  - (h) removing the portions of the protective material on the top surface of the second dielectric layer, the second dielectric layer, and the walls of the via within the second dielectric layer, which are under the removed portion of the additional photoresist layer thus forming at least one trench down through the second dielectric layer, and removing the balance of the additional photoresist layer;
  - (i) lining a barrier metal on inside walls and a floor of the trench, and on inside walls and a floor of the via; and
- 20 (j) filling the trench and via with a fill metal in contact with the barrier metal lining.
- 16. The process of claim 15 wherein the top surface of the second dielectric layer and the surface of inside walls of the via are modified by exposure to
  CVD plasmas, wet chemical exposure, annealing, UV exposure, electron beam exposure and combinations thereof.
  - 17. A process for producing a microelectronic device which comprises:
  - (a) forming a first dielectric layer on a substrate;

(b) forming an optional etch stop layer on the first dielectric layer;

(c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;

(d) depositing a layer of a photoresist on a top surface of the second dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one via for the second dielectric layer and the optional etch stop layer;

(e) removing the portions of the second dielectric layer and the optional etch stop layer which are under the removed portions of the photoresist thus forming at least one via down through the second dielectric layer and the optional etch stop layer, and removing the balance of the photoresist layer;

10

15

20

(f) modifying a top surface of the second dielectric layer, and a surface of inside walls of and a floor of the via through the second dielectric layer and optional etch stop layer thus forming a protective material thereon;

(g) depositing an additional layer of a photoresist on the protective material on the top surface of the second dielectric layer and on the protective material on the walls and floor of the via through the second dielectric layer and the optional etch stop layer, and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric layer;

(h) removing the portions of the protective material on the top surface of the second dielectric layer, the second dielectric layer, and the protective material on the walls of the via within the second dielectric layer which are under the removed portion of the additional photoresist layer thus forming at least one trench down through the second dielectric layer, and removing the portions of the protective material on the floor of the via which was in the second dielectric layer, and portions of the first dielectric layer under the via which

dielectric layer, and portions of the first dielectric layer under the via which was in the second dielectric layer thus forming at least one via down through the first dielectric layer;

(i) removing the balance of the additional photoresist layer;

- (j) lining a barrier metal on inside walls and a floor of the trench, and on inside walls and a floor of the via; and
- (k) filling the trench and via with a fill metal in contact with the barrier metal lining.

5

10

15

20

25

- 18. A process for producing a microelectronic device which comprises:
- (a) forming a first dielectric layer on a substrate;
- (b) forming an optional etch stop layer on the first dielectric layer;
- (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
  - (d) depositing a layer of a photoresist on a top surface of the second dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one via for the first dielectric layer;
- (e) removing the portions of each layer which are under the removed portions of the photoresist thus forming at least one via through the second dielectric layer, optional etch stop and first dielectric layer, and removing the balance of the photoresist layer;
  - (f) depositing a barrier material on a top surface of the second dielectric layer, and a surface of inside walls and a floor of the via through the second dielectric layer, optional etch stop and first dielectric layer thus forming a barrier material layer thereon;

.

- (g) depositing an additional layer of a photoresist on the barrier material layer on the top surface of the second dielectric layer and on the walls and a floor of the via through the second dielectric layer, optional etch stop layer, and first dielectric layer, and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric layer;
- (h) removing the portions of the barrier material layer on the top surface of the second dielectric layer, the second dielectric layer, and the barrier material layers on the walls of the via within the second dielectric layer which are under

the removed portion of the additional photoresist layer thus forming at least one trench down through the second dielectric layer, and removing the balance of the additional photoresist layer;

- (i) lining a barrier metal on inside walls and a floor of the trench, and on the inside walls and floor of the via; and
- (j) filling the trench and via with a fill metal in contact with the barrier metal lining.
- 19. The process of claim 18 wherein the barrier layer material comprises CVD
   oxide, CVD nitride, CVD oxynitride, CVD SiC, spin on glass, organic
   polymers, chromophore laden spin on glass, hydrogen silsesquioxane, methyl
   silsesquioxane, metals and combinations thereof.
  - 20. A process for producing a microelectronic device which comprises:
- 15 (a) forming a first dielectric layer on a substrate;

5

20

- (b) forming an optional etch stop layer on the first dielectric layer;
- (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
- (d) depositing a layer of a photoresist on a top surface of the second dielectric
- layer and imagewise removing a portion of the photoresist corresponding to at least one via for the second dielectric layer and the optional etch stop layer;
- (e) removing the portions of the second dielectric layer and the optional etch
- stop layer which are under the removed portions of the photoresist thus
- forming at least one via down through the second dielectric layer and the
- optional etch stop layer, and removing the balance of the photoresist layer;
- (f) depositing a barrier material on a top surface of the second dielectric layer, and a surface of inside walls and a floor of the via through the second dielectric layer and optional etch stop layer thus forming a barrier material layer thereon;

- (g) depositing an additional layer of a photoresist on the barrier material layer on the top surface of the second dielectric layer and on the walls and a floor of the via through the second dielectric layer and the optional etch stop layer, and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric layer;
- (h) removing the portions of the barrier material layer on the top surface of the second dielectric layer, the second dielectric layer, and the barrier material layers on the walls of the via within the second dielectric layer which are under the removed portion of the additional photoresist layer thus forming at least
- one trench down through the second dielectric layer, and removing the portions of the barrier material layer from the floor of the via which was in the second dielectric layer, and portions of the first dielectric layer under the via which was in the second dielectric layer thus forming at least one via down through the first dielectric layer;
- 15 (i) removing the balance of the additional photoresist layer;
  - (j) lining a barrier metal on inside walls and a floor of the trench, and on the inside walls and floor of the via; and
  - (k) filling the trench and via with a fill metal in contact with the barrier metal lining.

20

25

- 21. A process for producing a microelectronic device which comprises:
- (a) forming a first dielectric layer on a substrate;
- (b) forming an optional etch stop layer on the first dielectric layer;
- (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
- (d) depositing a layer of a photoresist on a top surface of the second dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric layer;

- (e) removing the portions of the second dielectric layer which are under the removed portions of the photoresist thus forming at least one trench through the second dielectric layer, and removing the balance of the photoresist layer;
- (f) modifying a top surface of the second dielectric layer, and a surface of
- 5 inside walls and a floor of the trench thus forming a protective material thereon;
  - (g) depositing an additional layer of a photoresist on the protective material on the top surface of the second dielectric layer, and the protective material on the walls and floor of the trench, and imagewise removing a portion of the
- photoresist corresponding to at least one via for the first dielectric layer;

  (h) removing the portions of each layer which are under the removed portion of the additional photoresist layer thus forming at least one via down through the first dielectric layer, and removing the balance of the additional photoresist layer;
- (i) lining a barrier metal on inside walls and a floor of the trench, and on inside walls and a floor of the via; and
  - (j) filling the trench and via with a fill metal in contact with the barrier metal lining.
- 20 22. A process for producing a microelectronic device which comprises:
  - (a) forming a first dielectric layer on a substrate;
  - (b) forming an optional etch stop layer on the first dielectric layer;
  - (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
- 25 (d) depositing a layer of a photoresist on a top surface of the second dielectric layer and imagewise removing a portion of the photoresist corresponding to at least one trench for the second dielectric layer;
  - (e) removing the portions of the second dielectric layer and optionally removing the etch stop layer, if present, which are under the removed portions

of the photoresist thus forming at least one trench through the second dielectric layer and optionally through the etch stop layer, and removing the balance of the photoresist layer;

- (f) depositing a barrier material on a top surface of the second dielectric layer, and a surface of inside walls and a floor of the trench thus forming a barrier material layer thereon;
  - (g) depositing an additional layer of a photoresist on the barrier material layer on the top surface of the second dielectric layer and the inside walls and floor of the trench, and imagewise removing a portion of the photoresist
- 10 corresponding to at least one via for the first dielectric layer;

5

- (h) removing the portions of each of the barrier material layer on the floor of the trench, any remaining portions of the etch stop layer, and portions of the first dielectric layer which are under the removed portion of the additional photoresist layer, thus forming at least one via down through the barrier material layer on the floor of the trench, the optional etch stop layer, and the
- first dielectric layer, and removing the balance of the additional photoresist layer;
- (i) lining a barrier metal on the barrier material layer on the inside walls and floor of the trench, and on inside walls and a floor of the via; and
- 20 (j) filling the trench and via with a fill metal in contact with the barrier metal lining.
  - 23. A process for producing a microelectronic device which comprises:
  - (a) forming a first dielectric layer on a substrate;
- 25 (b) forming an optional etch stop layer on the first dielectric layer;
  - (c) forming a second dielectric layer on the first dielectric layer or the optional etch stop layer;
  - (d) forming a first hardmask layer on the second dielectric layer;
  - (e) forming a second hardmask layer on the first hardmask layer;

(f) depositing a layer of a photoresist on a top surface of the second hardmask layer and imagewise removing a portion of the photoresist corresponding to at least one via for the second hardmask layer;

(g) removing the portions of the second hardmask layer which are under the removed portions of the photoresist thus forming at least one via through the second hardmask layer, and removing the balance of the photoresist layer;

5

- (h) depositing an additional layer of a photoresist on the top surface of the second hardmask layer and on inside walls and floor of the via in the second hardmask, and imagewise removing a portion of the photoresist corresponding to at least one trench for the second hardmask layer;
- (i) removing the portions of the first hardmask layer and the second dielectric layer which are under the via in the second hardmask layer thus forming at least one via down through the first hardmask layer and the second dielectric layer;
- 15 (j) removing the portions of the second hardmask layer which are under the removed portions of the additional photoresist thus forming at least one trench down through the second hardmask layer, and removing the portions of the optional etch stop layer which are under the via in the second dielectric layer thus extending the via down through the optional etch stop layer;
- (k) removing the portions of the first hardmask layer and the second dielectric layer which are under the trench in the second hardmask layer thus forming at least one trench down through the first hardmask layer and the second dielectric layer; removing the portions of the first dielectric layer under the via which was in the second dielectric layer thus forming a via through the first dielectric layer, and removing the balance of the additional photoresist layer;
  - (l) lining a barrier metal on inside walls and a floor of the trench, and on inside walls and a floor of the via; and
    - (m) filling the trench and via with a fill metal in contact with the barrier metal lining.

- 24. The process of claim 23 wherein the first hardmask layer and the second hardmask layer comprise dissimilar materials selected from the group consisting of SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, SiOC, SiC, SiN, SiON, spin on glass, chromophore laden spin on glass, organic spin on polymers, hydrogen silsesquioxane, methyl silsesquioxane, metals and combinations thereof.
  - 25. A process for producing a microelectronic device which comprises:
  - (a) forming a first dielectric layer on a substrate;

5


- 10 (b) forming an optional etch stop layer on the first dielectric layer;
  - (c) forming an second dielectric layer on the first dielectric layer or the optional etch stop layer;
  - (d) forming a first hardmask layer on the second dielectric layer;
  - (e) forming a second hardmask layer on the first hardmask layer;
- (f) depositing a layer of a photoresist on a top surface of the second hardmask layer and imagewise removing a portion of the photoresist corresponding to at least one trench for the second hardmask layer;
  - (g) removing the portions of the second hardmask layer which are under the removed portions of the photoresist thus forming at least one trench through
  - the second hardmask layer, and removing the balance of the photoresist layer;
  - (h) depositing an additional layer of a photoresist on the top surface of the second hardmask layer and on inside walls and floor of the trench, and imagewise removing a portion of the photoresist corresponding to at least one via for the second dielectric layer and the optional etch stop layer;
- (i) removing the portions of the first hardmask layer, the second dielectric layer, and the optional etchstop layer which are under the removed portion of the additional photoresist layer thus forming at least one via down through the second dielectric layer and optional etch stop layer, and removing the balance of the additional photoresist layer;

- (j) removing the portions of the first hardmask layer and the second dielectric layer which are under the trench in the second hardmask layer thus forming at least one trench down through the second dielectric layer and removing the portions of the first dielectric layer corresponding to the via in the second dielectric layer or optional etch stop layer, thus forming at least one via down through the first dielectric layer;
- (k) lining a barrier metal on inside walls and a floor of the trench, and on inside walls and a floor of the via; and

- (l) filling the trench and via with a fill metal in contact with the barrier metal lining.
- 26. The process of claim 25 wherein the first hardmask layer and the second hardmask layer comprise dissimilar materials selected from the group consisting of SiO<sub>2</sub>, Si<sub>3</sub>N<sub>4</sub>, SiOC, SiC, SiN, SiON, spin on glass, chromophore laden spin on glass, organic spin on polymers, hydrogen silsesquioxane, methyl silsesquioxane, metals and combinations thereof.

FIG. 1a

**Photoresist** 




Low-k


Etch Stop Layer (Optional)

Low-k

FIG. 1d

FIG. 1c









FIG. 2a

**Photoresist** 




Etch Stop Layer

(Optional)

Low-k


FIG. 2d

FIG. 2c



Low-k

Etch Stop Layer (Optional)



Photoresist

Photoresist

Low-k

Low-k

Coptional)

Low-k

FIG. 2h





FIG. 2g




A U A I U D U A I D U A U U

FIG. 3a


FIG. 3b

**Photoresist** 




tre Stor I area	Low-k	
tch Ston I	Optional)	

FIG. 3c



## FIG. 3d

		SAC	Low-k
		2	
	7		
Etch St	Etch Stop Layer		
(Optional)	(lau		Low-k




**Photoresist** 

Low-k

Etch Stop Layer

(Optional)

FIG. 3h



Low-k

FIG. 3g


Low-k

Etch Stop Layer

(Optional)

FIG. 4a

**Photoresist** 



Low-k


Low-k

Etch Stop Layer


(Optional)


## FIG. 4d

Plasma Modified Surface



## FIG. 4c





Photoresist
Photoresist
Etch Stop
Layer
(Optional)

FIG. 4h





FIG. 4g



Etch Stop Layer (Optional)

Low-k

FIG. 5a

**Photoresist** 







FIG. 5d

Plasma Modified Surface



L	
	•
	7
r_	4








FIG. 6a

Low-k

Etch Stop Layer

(Optional)

FIG. 6c




FIG. 6d

Deposited Barrier

Low-k

Etch Stop

Layer

(Optional)

Low-k

FIG. 6f





FIG. 6h



Low-k

FIG. 6g

Low-k

Etch Stop / Layer (Optional)





FIG. 7a

FIG. 7d

**Deposited Barier** 



Low-k


Low-k

Etch Stop Layer (Optional)

Etch Stop Layer
(Optional)

FIG. 7c

------



Etch Stop Layer

(Optional)

Low-k

FIG. 8a

FIG. 8h

**Photoresist** 





FIG. 8d






FIG. 8c




FIG. 8f


Photoresist 8 

Low-k

Etch Stop Layer

(Optional)

FIG. 8h



(Optional)

Low-k


Z C

T C TI COUTION

Low-k

FIG. 9a

Photoresist




Low-k


Low-k

Etch Stop Layer


(Optional)

FIG. 9d







Sidewall Barrier




Low-k


FIG. 9h









Low-k





Etch Stop Layer


(Optional)




Low-k

promonerary FIG. 10f


**Photoresist** 






Low-k

Etch Stop Layer (Optional)




Low-k

FIG. 11c



11. 19. 清洁部公司机工工程






FIG. 11g




FIG. 11f





FIG. 11h



## (19) World Intellectual Property Organization International Bureau





#### (43) International Publication Date 4 July 2002 (04.07.2002)

**PCT** 

# (10) International Publication Number WO 02/052642 A3

(51) International Patent Classification7: H01L 21/768

(21) International Application Number: PCT/US01/50233

(22) International Filing Date:

20 December 2001 (20.12.2001)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

09/748,692

26 December 2000 (26.12.2000) U

- (71) Applicant: HONEYWELL INTERNATIONAL INC. [US/US]; 101 Columbia Avenue, P.O. Box 2245, Morristown, NJ 07960 (US).
- (72) Inventors: DANIELS, Brian, J.; Rt. 1 Box 17, La Honda, CA 94020 (US). KENNEDY, Joseph, T.; 717 N. Fourth Street, San Jose, CA 95112 (US). DUNNE, Jude, A.; 1047 Marcussen Drive, Menlo Park, CA 94025 (US).
- (74) Agents: CRISS, Roger, H. et al.; Honeywell International Inc., 101 Columbia Avenue, P.O. Box 2245, Morristown, NJ 07960 (US).


- (81) Designated States (national): AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

#### Published:

- with international search report
- (88) Date of publication of the international search report: 6 February 2003

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: METHOD FOR ELIMINATING REACTION BETWEEN PHOTORESIST AND ORGANOSILICATE GLASS



(57) Abstract: A method of forming a microelectronic device while preventing photoresist poisoning. Various layers of conductive metals and dielectric materials are deposited onto a substrate in selective sequence to form an integrated circuit. Vias and trenches are formed throughout the structure by exposing and patterning a photoresist material. The dielectric materials of the insulating layers are protected from the photoresist to prevent chemical reactions which lead to photoresist poisoning. This is done by forming a modified surface layer on the dielectric material by either depositing an additional layer that covers the dielectric material, or by modifying the exposed surface of the dielectric material to a plasma or chemical treatment.

WO 02/052642 A3

## A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H01L21/768

According to International Patent Classification (IPC) or to both national classification and IPC

#### B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  $IPC \ 7 \ H01L \ G03F$ 

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ, INSPEC

Category °	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to daim No.
A	US 6 066 578 A (GUPTA SUBHASH ET AL) 23 May 2000 (2000-05-23) the whole document	1-26
P,A	US 6 319 809 B1 (CHANG WENG ET AL) 20 November 2001 (2001-11-20) the whole document	1-26
Α	EP 0 975 017 A (SIEMENS AG) 26 January 2000 (2000-01-26) the whole document	1-26
A	US 5 783 365 A (TSUJITA KOUICHIROU) 21 July 1998 (1998-07-21) column 1, line 45 -column 2, line 40 column 6, line 22 -column 10, line 60	1-26

X Further documents are listed in the continuation of box C.	χ Patent family members are listed in annex.				
Special categories of cited documents:      A' document defining the general state of the art which is not considered to be of particular relevance      E' earlier document but published on or after the International filling date      L' document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)      O' document referring to an oral disclosure, use, exhibition or other means      P' document published prior to the international filling date but later than the priority date claimed	<ul> <li>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</li> <li>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone</li> <li>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.</li> <li>"&amp;" document member of the same patent family</li> </ul>				
9 October 2002	Date of mailing of the International search report $18/10/2002$				
Name and mailing address of the ISA  European Patent Office, P.B. 5818 Patentlaan 2  NL - 2280 HV Rijswijk  Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  Fax: (+31-70) 340-3016	Authorized officer Ploner, G				

LC1/09 01/20599 C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT Citation of document, with indication, where appropriate, of the relevant passages Relevant to claim No. US 6 057 239 A (KAI JAMES K ET AL) 2 May 2000 (2000-05-02) the whole document Α 1-26

### INTERNATIONAL SEARCH REPORT

rul/U3 U1/3U233

. . . . . . . . . . . .

Box I	Observations where certain claims were found unsearchable (Continuation of item 1 of first sheet)
This Into	ernational Search Report has not been established in respect of certain claims under Article 17(2)(a) for the following reasons:
1.	Claims Nos.: because they relate to subject matter not required to be searched by this Authority, namely:
2. X	Claims Nos.:  because they relate to parts of the International Application that do not comply with the prescribed requirements to such an extent that no meaningful International Search can be carried out, specifically:  see FURTHER INFORMATION sheet PCT/ISA/210
з. 🗌	Claims Nos.: because they are dependent claims and are not drafted in accordance with the second and third sentences of Rule 6.4(a).
Box II	Observations where unity of invention is lacking (Continuation of item 2 of first sheet)
This int	ernational Searching Authority found multiple inventions in this intemational application, as follows:
1.	As all required additional search fees were timely paid by the applicant, this International Search Report covers all searchable claims.
· 2.	As all searchable claims could be searched without effort justifying an additional fee, this Authority did not invite payment of any additional fee.
3.	As only some of the required additional search fees were timely paid by the applicant, this international Search Report covers only those claims for which fees were paid, specifically claims Nos.:
4.	No required additional search fees were timely paid by the applicant. Consequently, this International Search Report is restricted to the invention first mentioned in the claims; it is covered by claims Nos.:
Remari	The additional search fees were accompanied by the applicant's protest.  No protest accompanied the payment of additional search fees.

### FURTHER INFORMATION CONTINUED FROM PCT/ISA/ 210

Continuation of Box I.2

The present set of claims, with 11 independent claims, having a large and overlapping scope, including optional features and variations of wording and/or formulation, fails to comply with the requirements of conciseness of Article 6 PCT to such an extent that it is difficult, if not impossible, to precisely determine what the contribution over the available art is.

Additionally the formal wording adopted throughout the claims leads to a scope for these claims which appears not to be commensurate with the possible contribution over the art. The claims therefore lack support and clarity (Article 6 PCT).

A meaningful search covering the whole extent of the claims is thus impossible.

Consequently, the search has been carried out on that subject-matter which appears to be supported and disclosed, namely:

A process for manufacturing a dual damascene stucture comprising:
-providing a layer of organic low-k dielectric material;
-providing a protective layer on the dielectric layer preventing a reaction between the organic dielectric and a subsequently applied photoresist which would lead to poisoning of the resist, whereby the protective layer is provided either by deposition or by modification of the surface of the organic dielectric layer;
-coating the dielectric layer and the protective layer with a photoresist:

-exposing and developing the resist;

-etching a feature through the protective and into the dielectric layer; whereby the prevention of a reaction between the organic dielectric and the photoresist reduces or avoids resist footing or pinching phenomena.

The applicant's attention is drawn to the fact that claims, or parts of claims, relating to inventions in respect of which no international search report has been established need not be the subject of an international preliminary examination (Rule 66.1(e) PCT). The applicant is advised that the EPO policy when acting as an International Preliminary Examining Authority is normally not to carry out a preliminary examination on matter which has not been searched. This is the case irrespective of whether or not the claims are amended following receipt of the search report or during any Chapter II procedure.

Гι	١,	/ 1	υS	U	L/	J	U	۷.	S	•
----	----	-----	----	---	----	---	---	----	---	---

Patent document - cited in search report		Publication date	Patent family member(s)			Publication date	
US 6066578	Α	23-05-2000	NONI				
US 6319809	B1	20-11-2001	NON			سے سے احم <del>قور کا تنا سے میں جب میں ہونے سے ش</del>	
EP 0975017	A	26-01-2000	US EP JP KR TW US	6300672 0975017 2000068267 2000011863 434827 6008120	A2 A A B	09-10-2001 26-01-2000 03-03-2000 25-02-2000 16-05-2001 28-12-1999	
US 5783365	Α	21-07-1998	JP KR	8172039 169160		02-07-1996 01-02-1999	
US 6057239	Α	02-05-2000	US	2001046778	A1	29-11-2001	